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Abstract
This thesis deals with the modelling of THz planar Schottky diodes, focusing
on analyses of the geometry-dependent parasitics and the diode chip thermal
management. Moving towards higher operating frequencies, the electromagnetic
couplings pose signicant limitations on the diode performance.
In this work, a model of the loss at high frequencies for planar diodes is de-
veloped, specically the ohmic losses in the cathode buer mesa is analysed. As
a result, the eddy current, skin and proximity eects have been identied as im-
portant loss mechanisms in the buer mesa. This provides an explanation to the
strong frequency dependency of the series resistance, which is not explainable
using conventional diode series resistance models. Due to the current crowding
eect, the upper boundary of the buer-layer thickness is approximately one
skin depth at the operating frequency, whereas the lower boundary is limited
by the spreading resistance at DC.
In addition to the ohmic loss, the parasitic capacitance and inductance in-
herently limit the power coupling to the diode junction. A model is developed
to analyse this limitation, i.e by studying the diode resonance frequencies as a
function of diode geometry. Analysis of the diode resonance frequencies as a
function of the pad-to-pad distance is presented. Result shows that there is a
trade-o between the parasitic capacitance and inductance, in optimising the
power coupling to the junction.
Based on the chip layout of frequency doublers developed by Jet Propul-
sion Laboratory (JPL), a systematic thermal analysis of the multiplier chip is
performed. Taking the temperature-dependent material thermal properties into
consideration, the result shows that the thermal resistance of the 200 GHz mul-
tiplier chip is in the order of 103 K=W . Meanwhile, the thermal time constant
is more than tens of milliseconds. The simulation result is veried through
thermal imaging using infrared microscope.
Taking the thermal analysis a step further, a self-consistent electro-thermal
model for the multiplier chip is proposed. The thermal model is developed
using a thermal resistance matrix approach, with a linear-temperature depen-
dency approximation of the thermal resistance. Compared to the circuit analysis
without thermal model, analysis with the electro-thermal model shows a better
agreement with the measured result, i.e. within 5% of the measured conversion
eciency.
Keywords: Current crowding, Electromagnetic, Electro-thermal, Frequency
multipliers, Gallium Arsenide, Geometric modelling, High-power frequency mul-
tiplier, Proximity eect, Schottky diodes, Skin eect, Submillimetre wave gen-
eration and detection, S-parameter extraction.
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Chapter 1
Introduction
Terahertz (THz) spectrum is the electromagnetic spectrum sandwiched be-
tween the microwave and optical domains, i.e. 300 GHz ( = 1 mm; photon
energy=1:2 meV ) to 3 THz ( = 100 m; photon energy=12:4 meV ). For the
last few decades, there has been an increasing interest in THz applications, such
as communication, biology, imaging and general sensing, radio astronomy and
earth science applications [1{3]. Among these multi-discipline applications, the
primary driving force for the technology advancement is the strong need for
THz heterodyne receivers [4] in radio astronomy and earth science applications.
The success in building such receivers depends mainly on the receiver front-end
performance.
In general, THz detection and generation can be realised by solid state elec-
tronic approach, by optical means or in a combination of both. At present,
the ultimate low noise heterodyne detector technology is based on cryogenic
devices, such as superconductor-insulator-superconductors (SISs) [5] and hot
electron bolometers (HEBs) [6]. For THz generation, high output power sources
are available through vacuum-tube technology, such as gyrotons, klystrons and
backward wave oscillators (BWOs). Comparatively, low power sources are avail-
able through the solid state electronic technology, e.g. transistors ampliers [7]
and two-terminal devices oscillators, such as Gunn diodes and IMPATT diodes.
The oscillator output can be further `multiplied' to higher frequencies using
heterostructure barrier diodes (HBVs) [8, 9] and Schottky diodes. In the opti-
cal domain, major eort has been devoted to develop sources using quantum
cascade lasers (QCLs) [10,11].
Despite the availability of the above mentioned technologies, there are still
plenty of rooms for development towards small, compact or portable, and long
operating lifetime type of detectors and sources. Cryogenic devices and vacuum-
tube technology are bulky, large and/or expensive. In addition, the operation
lifetime is limited. Considering either space-borne or commercial imaging appli-
cations, light weight and compact instruments are desired. Due to the practical
demands on the packages, the solid state electronic technology has been posi-
tioned as a prevailing solution for THz detection and generation. In particular,
the Schottky diode technology has been demonstrated to be a promising solution
in building THz heterodyne receiver front-ends [4, 12{14].
Several missions, such as Odin, Earth Observing System(EOS) Microwave
Limb Sounder (MLS) and Herschel Space Observatory (HSO), have been de-
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ploying Schottky diode technology when building detectors as well as local os-
cillator (LO) chains to pump the detectors. Future planetary or atmospheric
missions call for receiver front-end designs with higher frequency and output
power. Progressing upward in frequency, the Schottky diode technology suers
from an increase in the mixer noise temperature as well as a decrease of the
power conversion eciency for both mixers and multipliers.
This research work is devoted to develop a better understanding of the planar
Schottky diode operation in the THz frequency range. The goal of this work
is to model the high frequency related diode behavior towards optimising the
diode performance.
1.1 Background
Schottky diodes are semiconductor diodes based on a metal-semiconductor inter-
face system. The earliest study on metal-semiconductor system was performed
by Karl Ferdinand Braun back in 1874 [15]. However, the type of semiconduc-
tor diode used today is named after a German physicist, Walter H. Schottky
(1886-1976). In 1937, Schottky showed that a potential barrier arises from sta-
ble space charges in the semiconductor alone without the presence of a chemical
layer [16]. The potential barrier model is known as the Schottky barrier.
Since the introduction of Schottky diodes, they have been widely utilised
for microwave applications such as radio-frequency detection. Dated back in
1904, Schottky diodes were used in the detection of electrical disturbance at
millimetre waves by Jagadis C. Bose [17, 18]. Today, Schottky diodes are used
as nonlinear devices for frequency conversions, which are key components in
THz heterodyne receiver front-ends.
For many years, Gallium Arsenide (GaAs)-based whisker-contacted Schot-
tky diodes have been used for millimetre and submillimetre wavelength het-
erodyne receivers. In this diode structure, the Schottky contact is formed by
mechanically contacting an anode contact with a metal whisker probe, as shown
in Fig. 1.1(a). This structure is inherently simple and it enables the fabrica-
tion of a very small area device with a low junction capacitance. In addition,
the parasitic shunt capacitance in this structure is extremely low. In spite of
the advantages of such a simple structure, the assembly and reliability of the
whisker-contacted Schottky diode are of concern. In practice, multiple anode
contacts are formed on the semiconductor to increase the probability for a proper
whisker-anode contact. Attributed to a close packed array of Schottky anodes,
diodes with such structure are also named as honeycomb diodes.
In 1987, a planar structure diode technology, as shown in Fig. 1.1(b), was in-
troduced by William L. Bishop at University of Virginia [20]. Compared to the
whisker-contacted diodes, the planar diodes oer ease of assembly and rugged-
ness. The introduction of planar structure Schottky diodes open the door for
circuit integration towards building compact and low cost receivers. Fig. 1.2
shows examples of an antiparallel mixer diode and a multi-anode balanced mul-
tiplier diode chip. The realisation of these diode structures and several other
circuit topologies would not be possible with the whisker-contacted diode. How-
ever, the disadvantage of the planar structure is the increase of the parasitic
shunt capacitance and nger inductance which aect the diode performance at
high frequency.
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Fig. 1.1: (a)Honeycomb structure of whisker-contacted Schottky diode [19, 20]; (b)
Planar Schottky diode structure [20].
Fig. 1.2: (a) Discrete antiparallel mixer diode; (b) and (c) Multi-anode balanced
frequency doubler chip.
Since the late 1990s, the planar Schottky diode technology has shown an
extraordinary development. The technological development includes the diode
device optimisation and diode-circuit integration. Thus, literature regarding
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Schottky diode fabrication technology, device modelling and characterisation,
as well as circuit integration techniques abound.
Thus far, Schottky diode based mixers and multipliers have been demon-
strated up to a frequency of 2.7 THz [21{26]. A comparison of the Schottky
diode performance with other technologies is shown in Fig. 1.3.
Fig. 1.3: (a) Mixer noise temperature [4] and (b) THz source output power [12] for
heterodyne receivers.
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1.2 Motivation and result
This research work is mainly motivated by the need for further optimisation of
the diode performance in the THz frequency range. Despite the fact that the
Schottky diode technology has been widely deployed in direct current (DC) and
millimetre wave applications for decades, the state-of-the-art diode performance
at submillimetre wave is still not fully understood. In view of this, a better
understanding of the diode high frequency behavior is needed, in order to extend
the current diode models and further optimise the diode performance.
In this work, the diode performance degradation due to frequency- and
thermal- related phenomena are studied. The conventional lossless planar diode
electromagnetic (EM) model has been extended to include the frequency-dependent
losses of the series resistance. This work aids in the understanding of `new' par-
asitic eect, i.e. eddy current, proximity and skin eects, inuencing the high
frequency losses for planar Schottky diodes (see Paper [A]).
From the thermal management perspective, a systematic analysis of the cur-
rent state-of the-art multiplier thermal capability is performed. In addition, a
self-consistent electro-thermal model is developed for multi-anode planar Schot-
tky diode multipliers. This work leads to understanding of the thermal charac-
teristic of the multiplier chip as well as opening opportunity for electrical circuit
analysis to include the thermal eect (see Paper [B] and Paper [C]).
1.3 Thesis outline
This thesis presents the development work of planar Schottky diode modelling
and optimisation for THz applications. In Chapter 1, the interest in THz ap-
plications and the related challenges are discussed. The background of the
Schottky diode technology and the corresponding technology progress are then
presented. Finally, the motivation for modelling planar Schottky diodes and the
results from this work are briey introduced.
Chapter 2 provides a general description of the planar Schottky diode for
THz applications. This chapter begins with the basic diode operating principle,
and further discusses the high frequency and high power related phenomena
which result in diode performance degradation. Following this, issues speci-
cally related to the planar diode structure are elaborated. Last but not least,
the diode design and optimisation principles, for both mixer and multiplier ap-
plications, are presented at the end of the chapter.
Chapter 3 is concerned with the models and analysis methodologies devel-
oped/used in this work, whereas Chapter 4 presents the corresponding results.
These two chapters provide a summary of the research work performed, in-
cluding those presented in Paper [A] to Paper [C] and other unpublished work.
Chapter 5 concludes the research work and discusses the future work.
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Chapter 2
THz planar Schottky diodes
This chapter provides an overview of the Schottky diode operation, as well
as the high frequency- and power- related behaviour. General physics of the
metal-semiconductor interface, forming a Schottky barrier, and the correspond-
ing diode circuit model are rst presented. This is followed by a discussion fo-
cusing on the planar Schottky diode. Finally, the trade-os between the diode
geometry and the material parameters for circuit performance optimisation are
discussed.
2.1 Overview of Schottky diode operation
The fundamental operation of a Schottky diode is attributed to charge transport
mechanisms over a Schottky barrier, which is formed at a metal-semiconductor
interface. For THz applications, n-doped GaAs is a typical semiconductor used
in the metal-semiconductor system. Therefore, the foundation of Schottky diode
operation in this thesis is built based on a metal and n-type GaAs semiconductor
system, as shown in Fig. 2.1. The GaAs material data is listed in Table 2.1.
Fig. 2.1: (a) Symbol of a diode ; (b) Schematic of a metal-semiconductor interface.
Fig. 2.2 illustrates the formation of a Schottky barrier. For an ideal con-
tact, a barrier height, b, can be calculated as a dierence between the metal
work-function, m, and the semiconductor electron-anity, s. In practice, the
dependency of the barrier height on the metal work function is weak compared
7
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Table 2.1: Material properties of Gallium Arsenide at room temperature.
Material Properties Symbol Value Unit
Bandgap energy Eg 1.42 eV
Relative dielectic constant "r 12.9 -
Eective mass (m=m0)
- electrons me 0.063 -
- holes mlh 0.076 -
mhh 0.50 -
Drift mobilities (intrinsic)
- electrons n 8000 cm
2=V  s
- holes p 400 cm
2=V  s
Saturation velocity sat 7 106 cm=s
Thermal conductivity  50.6 W=m K
Specic heat cp 327 J=kg  C
Density m 5.317 g=cm
3
to the ideal case. Experimental characterisations showed that the metal-GaAs
barrier height is approximately 0:8 eV , regardless of the metal contact work-
function [27]. The nearly constant barrier height scenario is related to the
imperfect metal-semiconductor interface, with the existence of the semiconduc-
tor surface states [28] and image-force lowering eect. Thus, the estimation of a
practical barrier height, including the non-ideal interface phenomena, is rather
complicated, as presented by Cowley and Sze [29].
Fig. 2.2: Energy-band diagram of a metal-semiconductor system: (a)prior contact ;
(b)ideal contact; (c) practical contact. Ef is the Fermi-energy level, Eg is the semi-
conductor bandgap energy, s is the semiconductor work-function.
In thermal equilibrium, the semiconductor region beneath the metal contact
is depleted of electrons. The electron transportation from the semiconductor
to the metal contact is blocked by an energy barrier, known as the built-in
potential,  bi (see Fig. 2.2(c)). As shown in Fig. 2.3, both the depletion region
and energy barrier can be modulated by altering the biasing condition.
Under a forward-biased condition, the built-in potential is lowered by a
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Fig. 2.3: Energy-band diagram for a metal-semiconductor system under (a) forward-
biased condition ; (b) reverse-biased condition.
forward-biased voltage, VF . In this case, the diode operates as a voltage-
controlled resistor (i.e. a variable resistor or varistor). On the other hand,
the depletion region, wd, is modulated under a reverse-biased condition, where
the depletion region is widened by an increase of a reverse-biased voltage, VR.
Thus, the diode operates as a voltage-controlled capacitor (i.e. a variable reactor
or varactor). A typical Schottky diode circuit is modelled with a junction resis-
tor, Rj(Vj), a junction capacitor, Cj(Vj), and a series resistor RS , as shown in
Fig. 2.4. The series resistor represents the total resistance from the undepleted
semiconductor to the cathode ohmic-contact.
Fig. 2.4: A typical Schottky diode:(a) cross-section view; (b)equivalent circuit model.
2.1.1 Current-voltage characteristic
Under a forward-biased condition, the electron transport mechanisms across
the metal-GaAs interface include the thermionic emission, recombination in the
space charge region and recombination in the neutral region [30]. In addition,
an electron transport mechanism in the opposite direction of the rectication
process is the quantum-mechanical tunnelling. For a good metal-GaAs con-
tact, the overall transport mechanism is dominated by the thermionic emission.
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Hence, the current-voltage (I   V ) relation of a Schottky diode can be written
as :
Id(Vj ; T ) = IS(e
qVj
kBT   1) (2.1)
IS(T ) = AA
T 2(e
 qb
kBT ); (2.2)
where :
Id = total diode current
IS = reverse saturation current
Vj = junction voltage
q = elementary charge (1:6 10 19C)
 = ideality factor
A = junction area
A = eective Richardson constant
T = absolute temperature
b = barrier height
kB = Boltzmann's constant (1:37 10 23J=K).
For a thermionic emission dominated electron transport mechanism, the ide-
ality factor in the current-voltage relation is closed to unity. However, in prac-
tice, the ideality factor departs from unity due to the onset of the tunnelling
current. The electron transport mechanism based on tunnelling is more pro-
nounced at a lower temperature and a higher doping concentration, Nd. The
eect of doping concentration and temperature on the ideality factor are formu-
lated as (2.3) [31]:
 = (kBT (
tanh( E00kBT )
E00
  1
2EB
)) 1 (2.3)
E00 = 18:5 10 12
s
Nd
me"r
(2.4)
where EB is the band bending ( bi VF ), E00 is a material constant, me is the
electron relative eective mass and "r is the semiconductor relative permittivity.
For kBT >> E00, the overall electron transport mechanism is dominated by the
thermionic emission.
For a reverse-biased condition, a region in the semiconductor is depleted of
electrons and only occupied by the ionized donor charge. As the diode junction
is further reverse-biased, the electric eld across the junction is increased and the
electron current conduction is decreased. Theoretically, at a limit of Vj !  1,
Id =  IS where IS is the saturation current.
However, in practice, a high reverse-bias voltage results in a high eld across
the junction, resulting in junction breakdown. The breakdown voltage, Vbd, can
be estimated using (2.5) [32]:
Vbd = 60(
Eg
1:1eV
)
3
2 (
Nd;epi
1016cm 3
) 
3
4 (2.5)
where Nd;epi is the doping concentration in the epi-layer.
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2.1.2 Capacitance-voltage characteristic
For a uniformly doped junction-layer, the junction charge function, Qj(Vj), and
junction capacitance, Cj(Vj), can be expressed as in (2.6) and (2.7), respectively.
Qj(Vj) =  2Cj0 bi
s
1  Vj
 bi
(2.6)
Cj(Vj) =
dQj(Vj)
dVj
= Cj0
s
 bi
 bi   Vj (2.7)
where Cj0 is the zero-biased junction capacitance.
In order to relate the junction capacitance to the diode geometry, the junc-
tion capacitance is modelled as a parallel plate capacitor. For a diode with an
anode contact area of A, the junction capacitance can be calculated using (2.8).
The second term in (2.8) is a rst order edge fringing eect correction term
for an anode contact with a diameter of D [33]. By solving (2.7) and (2.8),
without considering the edge fringing correction term, the junction depletion
width, wd(Vj), can be calculated as a function of the biasing voltage and doping
concentration, as in (2.9).
Cj(Vj) =
"sA
wd(Vj)
+
3"sA
D
(2.8)
wd(Vj) =
s
2"s( bi   Vj)
qNd;epi
(2.9)
where "s is the semiconductor dielectric constant.
2.1.3 Series resistance
The diode series resistance is a non-trivial parasitic element where power is
dissipated. Referring to Fig. 2.4, the series resistance of a diode is comprised of
several components, as written in (2.10):
RS(Vj ; f) = Repi(Vj ; f) +Rspreading(f) +Rcontact(f): (2.10)
• Junction epi-layer resistance, Repi
A junction epi-layer resistance, Repi, is a resistance that arises due to the unde-
pleted epi-layer. For a typical THz diode, the junction epi-layer thickness, tepi,
is within a range of tens to hundreds of nanometers. The electrical conductivity
of this layer, epi, is lower than that of the buer-layer. Therefore, the current
owing through this layer is assumed to be concentrated under the anode con-
tact. By assuming a negligible current spreading eect, the epi-layer resistance
is approximated by (2.11):
Repi(Vj) =
tepi   wd(Vj)
Aqn;epiNd;epi
(2.11)
where n;epi is the electron mobility in the junction epi-layer.
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For a forward-biased diode, the depletion width is assumed to be zero when
calculating this resistance. On the other hand, the epi-layer can be fully de-
pleted for a diode operating in a reverse-biased mode. Thus, a zero depletion
width assumption results in an over-estimation of the epi-layer resistance, i.e.
resembling the worst case scenario in term of loss. Alternately, the epi-layer
resistance can be estimated using (2.12) for the reverse-biased case. In this
calculation, a dynamic depletion width is considered [34].
Repi(Vj) = Repi;min +
"s
epi
(Smax   S(Vj)) (2.12)
S(Vj) =
1
Cj(Vj)
(2.13)
where Repi;min and Smax are the minimum series resistance and maximum elas-
tance, which are usually values at the breakdown voltage, respectively.
• Buer-layer spreading resistance, Rspreading
A buer-layer is a highly doped GaAs layer, i.e. with Nd;buf > 10
18cm 3,
which is used to facilitate the current ow from the epi-layer to the cathode
ohmic contact. As a result of a higher buer-layer conductivity and a larger
ohmic contact area, the current is spreaded out in the buer-layer. Due to the
nature of current spreading, the calculation of the spreading resistance is inher-
ently geometry-dependent. For a vertical diode with circular anode contact, the
resistance can be estimated using (2.14) [35]:
Rspreading =
1
2Dqn;bufNd;buf
(2.14)
where Nd;buf and n;buf are the dopant concentration and electron mobility in
the buer-layer, respectively. The spreading resistance of a planar diode is more
complicated due to the lateral current ow from the anode contact to the ohmic
cathode contact (see Chapter 2.2.3).
• Ohmic-contact resistance, Rcontact
A cathode ohmic-contact allows current ow between the semiconductor and
the external circuit. For a vertical diode, the ohmic-contact resistance is a func-
tion of the ohmic-contact area, Acontact, and the technology-dependent specic
contact resistivity, c, as in (2.15):
Rcontact =
c
Acontact
: (2.15)
For planar diode, the eective ohmic-contact area is characterised by the
current transfer length, Lt [27]. To-date, typical ohmic-contact technologies for
Schottky diodes are the Ni/Ge/Au [36] and Pd/Ge/Au [37, 38] metallisation
systems. Contact technology based on these metallisation systems yields a low
specic contact resistance, i.e. in the order of 10 6 Ω  cm2 or lower.
2.1.4 Noise properties
The noise properties of a Schottky diode are important for detection applica-
tions, where the diode operates as a varistor. As shown in Fig. 2.5, the Schottky
2.1. OVERVIEW OF SCHOTTKY DIODE OPERATION 13
diode noise sources are modelled as a junction shot-noise and thermal-noises
generated in the epi- and buer-layer series resistances [35].
Fig. 2.5: The equivalent circuit of Schottky diode including noise sources.
For the diode noise analysis, the total diode impedance is treated as Rtotal,
written as (2.16). The eect of junction capacitance is neglected since the
displacement current is small compared to the conduction current. Therefore,
the diode eective noise temperature, Td, can be estimated using (2.17).
Rtotal = Rj +Repi +Rspreading (2.16)
Td =
T
2
(
Rj
Rtotal
) + Tepi;eff (
Repi
Rtotal
) + T (
Rspreading
Rtotal
) (2.17)
where Tepi;eff is the eective temperature in the epi-layer.
At a low forward biased voltage, only the rst term in (2.17) is important due
to the high junction resistance. With an increase of the forward diode current,
the thermal noise in the series resistance becomes signicant. In addition, due to
the high junction electric eld at high biasing voltage, the electron distribution
in the undepleted epi-layer is not at thermal equilibrium. Thus, the temperature
of the heated electrons are approximated by an eective temperature, Tepi;eff ,
based upon an energy balance analysis proposed by H. Zirath [39].
2.1.5 Thermal properties
During normal diode operation, the heat generation occurs at the diode junction,
elevating the local junction temperature. The generated heat is then dissipated
from the top and the bottom of the junction, i.e. through the anode contact and
the semiconductor, respectively. The temperature rise depends on the eective-
ness of heat extraction from the junction through various cooling mechanisms,
such as conduction, convection and radiation. For simplicity, it is assumed that
the dominant cooling mechanism is thermal conduction, where the eect of other
cooling mechanisms are assumed to be negligible. The conductive heat path is
illustrated in Fig. 2.6.
By considering only the conduction cooling mechanism, the thermal problem
can be analysed by solving the heat equation, expressed as (2.18):
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Fig. 2.6: The Schottky diode thermal conduction path.
mcp(T )
@T (x; y; z; t)
@t
= f5[(T )5 T (x; y; z; t)]g+ g (2.18)
where m is the material mass density, cp(T ) is the material thermal capacity,
T (x; y; z; t) is the local temperature, (T ) is the material thermal conductivity
and g is the heat generation rate per unit volume.
For a steady-state case, this equation is reduced to Fourier's heat law, as in
(2.19):
 !q =  (T )  !5T (2.19)
where  !q is the heat ux, (T ) is the material thermal conductivity and   !5T is
the temperature gradient.
For a GaAs-based diode, the relatively poor material thermal conductivity
is a concern, especially for high power diode design. The diode thermal con-
ductivity and specic thermal capacity is a function of the temperature. The
conductivity-temperature relation is approximated by (2.20) [40]:
GaAs(T ) = 50:6 (300
T
)1:28 [
W
mK
] (2.20)
for 150 K < T < 1500 K.
By using the interdisciplinary electrical analogy, a thermal model can be pre-
sented as a thermal network (see Fig. 2.7). The electro-thermal cross-discipline
analogies are summarised in Table 2.2.
Table 2.2: Analogy between the electrical and the thermal disciplines.
Electrical current, I [A]  ! Heat rate, P [W ]
Electrical potential, V [V ]  ! Temperature, T [K]
Electrical resistance, R [Ω]  ! Thermal resistance, Rth [K=W ]
Electrical conductivity,  [S=m]  ! Thermal conductivity,  [W=m K]
Charge storage capacity, C [F ]  ! Thermal heat capacity, Cth [J=K]
In this thermal network, the heat generation, P dis, is represented as a cur-
rent source. The eectiveness of the heat extraction from the junction is charac-
terised by the thermal impedance, Zth. The thermal impedance is represented
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Fig. 2.7: The Schottky diode thermal model: (a) equivalent thermal network; (b)
equivalent thermal impedance.
by a temperature-dependent thermal resistance, Rth(T ), and a temperature-
dependent thermal capacitance, Cth(T ). The steady-state junction temperature
can be calculated using (2.21):
T j   T amb = Rth(T ) P dis: (2.21)
Similar to the electrical circuit analysis, the thermal transient response is
characterised by an RC time-constant, th.
2.1.6 High frequency and high power phenomena
The diode performance is degraded when the operating frequency or/and the
operating power range is increased. To date, several phenomena resulting in the
performance degradation have been identied as:
• frequency-dependent series resistance
• frequency- and/or power-dependent current saturation eect
• power-dependent diode operating temperature
• Frequency-dependent series resistance
For high frequency operation, the material frequency-dependent properties have
signicant inuence on the diode performance. Studies show that an increase in
the high frequency series resistance is related to the carrier-inertia, displacement
current, and skin eect [41{43]. As a consequence, the low frequency series
resistance model has to be expanded to a complex series impedance model, ZS .
Fig. 2.8 shows the transformation of the diode model from low to high frequency.
The high frequency series impedance can be written as (2.22) [42]:
ZS = Zskin + Zbulk (2.22)
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Fig. 2.8: Series resistance models for low frequency and high frequency regime.
where Zskin is the skin-eect impedance and Zbulk is the bulk material frequency-
dependent impedance.
Referring to Fig. 2.8, the bulk series impedance comprises of a DC series
resistance, an inertia inductance, LS , and a displacement capacitance, CS . The
inertia inductance is related to the scattering frequency, fs, whereas the dis-
placement current is related to the dielectric relaxation frequency, fd. These
bulk material related frequencies and the classical plasma frequency, fp, can be
calculated using (2.23)-(2.25) [42].
fs =
1
2
q
men
(2.23)
where me is the electron eective mass and n is the electron mobility.
fd =
1
2

"s
(2.24)
where  is the electrical conductivity and "s is the semiconductor relative per-
mittivity.
fp =
p
fsfd (2.25)
By using the empirical low-eld mobility model by Sotoodeh et al. [44], the
frequencies calculated using (2.23)-(2.25) for both the epi- and buer-layer are
summarised in Table 2.3.
Table 2.3: Calculation of bulk carrier scattering, dielectric relaxation and plasma
frequency.
Layer Nd (cm
 3) fs (THz) fd (THz) fp (THz)
Epi-layer 5 1016 - 1 1018 0.8 - 1.6 5.7 - 60 2 - 10
Buer-layer 5 1018 2.3 200 20
The skin eect arises due to the magnetic coupling within a conductor, i.e.
the epi- and buer-layer. The onset of the skin eect reduces the eective
current ow cross-section to an average depth from the surface. The average
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depth for current ow is known as the skin depth, S . Considering an operating
frequency that is far below the dielectric relaxation frequency, the skin depth
can be estimated using a classical expression, as in (2.26):
S =
r
2
!0
(2.26)
where 0 is the permeability of vacuum. For a case where signicant displace-
ment current exists, the skin depth has to be calculated from the real part of
the propagation constant.
Taking these high frequency phenomena into consideration, the series impe-
dence is inherently a complex function of device geometry, material conductivity,
scattering frequency and dielectric relaxation frequency. An analytical expres-
sion of the spreading impedance for a bulk-type (vertical) diode can be found
in [42].
• Current saturation eect
For a diode operation in varactor mode, the dominating current through the
diode junction is the displacement current, id(t). The displacement current is
both frequency- and power- dependent, as written in (2.27):
id(t) = Cj(t)
dVj(t)
dt
: (2.27)
During normal diode operation, the displacement current in the junction
must be matched to the electron conduction current, ie(t), in the undepleted
epi-layer. However, the conduction current in the undepleted epi-layer is limited
by the electron velocity saturation phenomena. As the displacement current is
increased above the velocity saturation current, ie;sat as in (2.28), the limited
conduction current could be modelled as an increase in the eective epi-layer
series resistance [45]:
ie;sat = ANd;epiqve;sat: (2.28)
• Power-dependent diode operating temperature
As a consequence of excess heat in the junction area, the diode electrical param-
eters, such as electron mobility, thermal voltage and thermionic emission carrier
transport mechanism, are modied. The temperature-dependent electron mo-
bility results in an increase in the series resistance, introducing additional losses.
An empirical mobility model presented by Sotoodeh et. al [44] can be used to
examine the temperature eect on the series resistance. The temperature de-
pendencies of the diode thermal voltage and current are written as (2.29) and
(2.30), respectively:
VT (T ) _ T (2.29)
Id(T ) _ T 2 exp(
 b
VT
) exp(
Vj
VT
): (2.30)
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In addition to the performance degradation, thermal eects also inuence
the diode reliability as well as causing catastrophic issues, such as burn-out.
Thus, the thermal management of a diode should be taken into consideration
during the diode design. For instance, the maximum operating temperature
should be maintained well below the failure mode temperature, e.g. 450 K.
2.2 Schottky diode with planar structure
At present, Schottky diode technology based on a planar structure has been well
accepted as a promising solution for THz applications, compared to the whisker-
contacted diode structure. Over the past several decades, tremendous progress
has been made in bringing the diode performance using planar structures to be
comparable to the performance of whisker-contacted diodes. In addition, the
planar diode opens up the possibility of diode circuit integration. This enables
the realisation of circuit topologies which would otherwise not be possible with
the whisker-contacted diodes.
2.2.1 Physical structure of planar diodes
At the early stage of planar diode development, several possible planar congu-
rations, i.e. mesa structure, proton bombarded diode and surface-channel diode,
were investigated [20,46]. The investigation led to a conclusion that the lowest
possible parasitic capacitance can be achieved using the surface-channel type of
planar diode. Therefore, the planar Schottky diode technology has been further
developed and optimised based on the surface-channel planar conguration, as
shown in Fig. 2.9.
The anode contact is formed by depositing a metal contact on the low-
doped n-GaAs epi-layer. By etching through the epi-layer to the buer-layer,
the ohmic contact is formed at a distance of a few micrometres away from the
anode contact. For diode to circuit connections, a narrow metal connection is
formed across the surface-channel to route the Schottky anode path towards
a large anode contact pad. This narrow metal connection is known as the
air-bridge nger. The GaAs material beneath the air-bridge nger is removed
in order to isolate the anode and cathode pads. The semi-insulating GaAs
substrate serves as a supporting structure for the diode, whereas the silicon
dioxide (SiO2) or silicon nitride layer passivates the top semiconductor surfaces.
Thus far, substantial literature on the planar diode fabrication technology is
available [20,21,23,24,47{51].
2.2.2 Geometry-dependent parasitic model
The limitations on the planar diode frequency response and conversion loss are
due to the power dissipation by the parasitics and the diode electromagnetic
couplings. A typical diode parasitic model is shown in Fig. 2.10.
Losses due to joule heating are modelled as parasitic resistances. The par-
asitic series resistance of a planar diode is comprised of the air-bridge nger
resistance, Rfinger, epi-layer resistance, buer-layer spreading resistance and
the ohmic contact resistance, as stated in (2.31):
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Fig. 2.9: (a) Scanning electron micrograph of a planar Schottky diode; (b) Schematic
cross-section around the anode contact and surface-channel area. NB! The drawing is
not to scale.
Fig. 2.10: Cross-section of planar Schottky diode indicating the diode parameters.
RS(Vj ; f) = Rfinger(f) +Repi(Vj ; f) +Rspreading(f) +Rcontact(f): (2.31)
The electromagnetic coupling of the planar structure is modelled as capac-
itive and inductive parasitic elements [20, 25, 46, 52]. In general, only the para-
sitics at the close proximity to the air-channel and anode contact are considered
in the modelling and optimisation work.
2.2.3 Lateral anode-cathode current ow
Due to the nature of the lateral current ow in a planar diode, and the less
than 360  circumferential enclosure of the ohmic-contact around the anode
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contact, the calculation of the spreading resistance in the buer-layer is not
straightforward. A 3D numerical approach is a common method for the DC
spreading resistance estimation. In this method, the static form of current
continuity equation, as in (2.32), is solved for the domain between the anode
and cathode contacts.
5   !J =  5 (5 V ) = 0 (2.32)
where
 !
J is the current density.
The high frequency spreading resistance estimation is further complicated by
the geometry-dependent current crowding eect, as addressed in Section 2.2.4.
The contact resistance of a planar diode depends on the current transfer
length, ohmic contact size as well as the specic contact resistance. When pro-
gressing up in frequency, the overall diode geometry is reduced. Intuitively,
the ohmic-contact resistance will increase as the contact area decreases. How-
ever, due to the skin eect at higher frequency, the current transfer length is
shorter [53]. For ohmic-contact technology with a specic contact resistance
of 1  10 6 Ω  cm2 or lower, the relative increase of the contact resistance at
high frequency is minimal. On the contrary, the consequence of minimising the
contact area is more pronounced for contact resistance at lower frequency.
2.2.4 Current crowding eect
Current crowding phenomena, such as eddy current, skin eect and proximity
eect, alter the current distribution within the conductors. At high frequency,
losses due to current crowding phenomena result in an increase of the series re-
sistance above the DC value. In general, the frequency dependency of the power
losses due to skin and eddy current are stated in (2.33) and (2.34), respectively:
P skinloss _
p
f (2.33)
P eddyloss _ f2: (2.34)
On the other hand, a general mathematical expression to represent the high
frequency proximity loss is rather complex.
Among the series resistance components in (2.31), the air-bridge nger resis-
tance, Rfinger, at DC is generally small and negligible due to the high electrical
conductivity of gold (gold = 45:6 106 S=m). At higher frequencies, the eec-
tive cross-section for current ow is reduced, resulting in an increase in the series
resistance. For the air-bridge nger above the surface-channel, the skin-eect
is the dominating loss mechanism, and the classical skin depth is calculated
using (2.26). For example, the skin depth in the gold conductor is 0:13 m at
340 GHz.
For the air-bridge nger at the close proximity of the mesa, the calculation of
resistance is more complicated due to the onset of the proximity eect [54]. The
magnetic coupling between the air-bridge nger and the buer mesa introduces
power loss due to a mixture of eddy current and proximity eect. For a typical
buer-layer thickness of planar diode, the frequency dependent resistance can
be written as (2.35) [55](see Paper [A]):
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Rspreading(f) = RDC(1 + k(
f
fcrit1
)2 + k(
f
fcrit2
)4) (2.35)
where k is set to 0:1.
In this resistance model, the f2 and f4 frequency dependencies are used to
represent the loss mechanism related to eddy current and a mixture of skin and
proximity eect, respectively. The fcrit1 and fcrit2 are the critical frequencies
related to the eddy current and a mixture of skin and proximity loss mechanisms.
These critical frequencies are dened as the frequencies when the corresponding
loss mechanism contributes 10 %, i.e. k = 0:1, of the overall loss.
2.2.5 Parasitic capacitance and inductance
The parasitic capacitor and inductor representing the electromagnetic couplings
are material- and geometry-dependent. The fringing eld between the anode and
cathode contact pad is represented by the pad-to-pad capacitor, Cpp, as written
in(2.36):
Cpp = C
air
pp + C
subs
pp : (2.36)
Since the pad-to-pad coupling goes through both the air-channel and sub-
strate, the pad-to-pad capacitance is dependent on the distance between pads,
height of the mesa, as well as the thickness and permittivity of the substrate.
On the other hand, the electrical coupling between the air-bridge nger to
the top of the mesa is modelled as the nger-to-pad capacitance, Cfp, whereas
the air-bridge nger to the buer coupling is represented as the nger-to-buer
capacitance, Cfb. In this case, these parasitic capacitances are dependent on
the gap between the air-bridge nger and the top of the mesa.
Generally, the total parasitic capacitance, Ctotalp , of a planar diode is calcu-
lated as a sum of all the parasitic capacitance, as in (2.37):
Ctotalp = Cpp + Cfp + Cfb: (2.37)
From the magnetic coupling perspective, an air-bridge nger inductance,
Lf , is used to model the self-inductive current in the air-bridge nger. On the
other hand, there is a possibility of the onset of skin and proximity eect due
to the magnetic coupling between the air-bridge nger and the buer mesa. For
anti-parallel diodes, the magnetic coupling between both air-bridge ngers are
modelled as mutual inductors.
From the topology point of view, the parasitic capacitances are placed in
parallel to and the parasitic inductance is placed in series with the diode junction
intrinsic resistance and capacitance. Thus, at high frequency, the parasitic
capacitances resembles a low impedance path between both pads, whereas the
parasitic inductance resembles a high impedance path in series with the diode
junction. As a result, the power coupling capability to the diode junction is
reduced, degrading the overall diode performance. Thus, there is inherently a
limitation of the bandwidth for power coupling to such a complex diode load
[56{58].
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2.3 Diode design and optimisation
The performance of mixer and multiplier circuits depends greatly on the diode
device properties. Therefore, it is crucial to identify the gures of merits and
possible diode parameters to be optimised. A general understanding of trade-os
between the diode parameters and the eect on the performance are essential
in designing a high performance diode.
2.3.1 Mixer diode
The eciency of a resistive mixer is characterised by the conversion loss, LM ,
as dened in (2.38):
LM =
PRF;in
PIF;out
(2.38)
where PRF;in and PIF;out are the input power at RF frequency and output power
at IF frequency, respectively.
In an ideal case, the theoretical conversion loss is 3:9 dB [59{61]. How-
ever, in practice, the conversion performance is degraded by the parasitic series
resistance, return losses and losses in the matching circuit.
Another gure of merit for the mixer circuit is the receiver noise temperature,
TR. The receiver noise temperature is related directly to the diode mixer noise
temperature, TM . Moreover, the receiver noise temperature is degraded by an
increase of the diode conversion loss. Thus, in order to optimise the receiver
noise temperature, it is important to reduce the mixer conversion loss.
TR = TM + LMTLNA (2.39)
The diode cut-o frequency, fc, is a gure of merit describing the upper
limit of the diode frequency response. As written in (2.40), this gure of merit
is related to the parasitic series resistance, RS , and total capacitance, Ctot.
The diode cut-o frequency is usually calculated from DC or low-frequency
measurements of the diode's characteristic. As a rule of thumb for a mixer
diode design, the mixer cut-o frequency should be at least 10 times higher
than the operating frequency [62].
fc =
1
2RSCtot
(2.40)
Ctot = Cj0 + C
total
p (2.41)
Due to a trade-o between the junction capacitance and series resistance,
the choice of anode area is dicult. In general, the capacitance range is chosen
with circuit matching limitations.
Instead of adjusting the anode contact size, minimisation of the series resis-
tance can also be accomplished by increasing the epi-layer doping concentration.
However, a higher doping concentration in the epi-layer results in a higher tun-
nelling current, i.e. an increase in the diode ideality factor. The relationship
between ideality factor and the doping concentration is stated as (2.3).
For a typical mixer diode design, the ideality factor of 1:2 or lower is desired.
A high ideality factor increases the conversion loss, as well as the diode shot
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noise. On the contrary, an increase in the doping concentration mitigates the
hot-electron noise [63].
Finally, the epi-layer thickness is then calculated as the zero-biased depleted
width for a desired doping concentration, using (2.9).
2.3.2 Multiplier diode
In frequency multiplication applications, the diode can be used as either a varac-
tor(reactance) multiplier [34, 64] or a varistor(resistive) multiplier [64, 65]. The
conversion loss of a multiplier circuit is calculated as (2.42):
LM =
PRF;in
PnRF;out
: (2.42)
where PRF;in and PnRF;out are the input power and output power, respectively.
According to Manley-Rowe equations [66], an ideal reactance multiplier is
capable of achieving a 100% conversion eciency. In reality, varactor multi-
plier performance is still far below the theoretical limits. This is attributed to
the onset of resistive multiplication in a reactance multiplier circuit, where the
diode is forward-biased for a fraction of the operation cycle. For an nth order
resistive multiplier, the best achievable conversion eciency is 1=n2 [65]. Thus,
the varactor multiplier performance is further degraded by the losses in partial
resistive mixing during frequency conversion. In addition, the conversion per-
formance degradation of a varactor multiplier is also caused by the similar loss
factors as in the mixer circuit.
The electron velocity saturation phenomena, as discussed in Chapter 2.1.6,
is also an important limiting factor for the conversion loss. Thus, for a specic
operating frequency, there is a maximum epi-layer thickness, tepi;max. Analyt-
ical expression of the maximum epi-layer thickness is formulated as (2.43) [67]
or (2.44) [68]:
tepi;max  sat
2fout
(2.43)
tepi;max  sat
2fp
: (2.44)
where sat is the estimated electron saturation velocity, fout is the output fre-
quency and fp is the pumping RF frequency.
Another boundary condition in the diode design is the doping concentration
dependent breakdown voltage, as described in (2.5). For a highly doped epi-
layer, it is possible that an avalanche breakdown occurs prior to a full depletion
of the epi-layer, reducing the dynamic cut-o frequency. Thus, for a desired
epi-layer thickness and breakdown voltage, the doping concentration range can
be estimated using (2.45):
tepi;bd =
s
2"s;epi
qNd;epi
( bi + Vbd): (2.45)
The frequency response of a multiplier is characterised by the dynamic cut-o
frequency, fcd. Contrary to the mixer diode, the capacitance swing from Cmin
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to Cmax instead of the total capacitance is taken into consideration for the cut-
o frequency estimation. The possible capacitance swing region is dependent
on the diode breakdown voltage.
fcd =
1
2RS
(Smax   Smin) (2.46)
Therefore, for multiplier circuit optimsation, a diode with a high breakdown
voltage, low series resistance and low parasitic capacitance is desired.
Chapter 3
Modelling and analysis
methodology
This chapter is concerned with the models and analysis approach for optimisa-
tions of planar Schottky diodes. Models developed to study the high frequency
and high power phenomena in diode operation are described. The analysis
results are discussed in Chapter 4.
3.1 Geometry-dependent parasitic model
For practical diode-circuit operation, diodes are connected to external circuitries.
This further limits the diode performance due to the parasitics, especially at a
higher operating frequency. The parasitics will result in power loss and aect
the input power coupling to the non-linear diode junction for power conversion.
The objective of this parasitic analysis model is to investigate inuences of the
electromagnetic couplings on planar diode performance. In view of this, only
the linear behaviours of the diode are taken into account, while the non-linear
diode junction properties are disregarded. For high frequency power loss anal-
ysis, the epi-layer is not included in the EM analysis. Meanwhile, the diode
junction is modelled as a 50 Ω lumped-port for the parasitic capacitance and
inductance analysis.
3.1.1 High frequency power loss
The high frequency geometry-dependent parasitics model developed is based
on a combination of 3D full wave EM analysis and lumped-equivalent circuit
parameter extraction approach. In this work, the High Frequency Structure
Simulator (HFSS) [69] is used for EM analysis, whereas the Agilent Advanced
Design System (ADS) [70] is used for the parasitic element extraction. The
frequency range investigated using this setup is 150 GHz to 600 GHz.
In the EM simulator, the diode structure of interest is placed in an air-
channel, as shown in Fig. 3.1. In this setup, the two ends of the diode pads
are extended towards two wave-ports. Coaxial modes are excited at both wave-
ports where the outer wall of the air-channel acts as a ground plane. Due to the
geometrical symmetry property, only half of the diode structure is simulated,
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where a magnetic wall is inserted at the symmetry plane. Within the air-
channel, the 3D full wave equation, as in (3.1), is solved using the nite-element-
method (FEM).
Fig. 3.1: (a) EM simulation setup; (b) Coaxial excitation mode at the wave-port.
5 (  1
j!0
5 !E ) = ( + j!") !E (3.1)
The EM solution, de-embedded from both the wave-ports up until the diode
surface-channel reference planes, is then extracted in a measure of scattering pa-
rameters (S-parameters). The S-parameters are then transferred to a microwave
circuit simulator for parasitic element extraction.
For this analysis, a total of 3 cases are simulated for each geometry variation,
i.e. lossless open-circuited diode, lossless short-circuited diode and lossy cath-
ode buer mesa for short-circuited diode. For lossless analysis, all the electric
conductors, i.e. air-bridge nger, ohmic-contact mesas, and ohmic pads, are
assumed to be perfect electric conductors (PECs) in the EM simulation. On
the other hand, for the lossy case, conductive loss in the cathode buer mesa is
included in the EM simulation.
The short-circuited and open-circuited diode for lossless case are used to
extract the parasitic capacitance and inductance. The parasitic elements are
extracted via a combination of direct extaction and least square error tting.
The extracted parasitic elements are then entered to the lumped-equivalent cir-
cuit in the lossy case, where the spreading resistance is extracted via the least
square error t method. The simulated diode congurations and the corre-
sponding lumped-equivalent circuits are shown in Fig. 3.2.
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Fig. 3.2: Open-circuited diode case: (a) EM simulation structure; (b) Lumped-
equivalent circuit. Short-circuited diode case: (c) EM simulation structure; (d)
Lumped-equivalent circuit for lossless analysis; (e) Lumped-equivalent circuit for lossy
analysis (Paper [A]) [55].
Details of the geometry variations, EM simulation setup and the parasitic
parameter extraction procedure are explained in Paper [A].
3.1.2 Parasitic capacitance and inductance
For the parasitic capacitance and inductance analysis, a similar approach as in
the high frequency loss analysis (see Section 3.1.1) is used. However, for this
analysis, all the conductors are assumed to be perfect electric conductor, i.e.
without conductive losses.
In the EM simulation, the non-linear diode junction can be modelled as a
coaxial port [52] or a lossy capacitor [71]. In this thesis, the diode junction
is modelled as a 50 Ω electrical lumped port. The lumped equivalent circuit,
including the diode junction port, is shown in Fig. 3.3.
The relationship of the parasitic elements with the distance of cathode and
anode buer mesas, dpp, is studied, by tting the extracted result to equations
(3.2) and (3.3):
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Fig. 3.3: The lumped equivalent circuit for a planar diode.
Lf (dpp) = Lfd dpp + Lf0 (3.2)
where Lfd and Lf0 are the coecients for curve-ttings,
Cpp(dpp) = Cppd d
n
pp (3.3)
where Cppd and n are the coecients for curve-ttings.
The inuence of the parasitic elements on diode performance are further
analysed by evaluating the resonance frequencies of diode input impedance. The
equivalent circuit of a single diode loaded with parasitics is shown in Fig. 3.4.
The diode impedance, Zin, is calculated using (3.4).
Fig. 3.4: Equivalent circuit used to dene the input impedance.
Zin =
s2(LfC
d
fRdiode) + sLf +Rdiode
s3(LfCdfCppRdiode) + s
2(CppLf ) + s(Rdiode(Cdf + Cpp)) + 1
(3.4)
Cdf = Cf + Cdiode (3.5)
s = j2f (3.6)
3.2 Multiplier chip thermal analysis
The eect of diode thermal properties on the diode electrical performance is
crucial for high power applications. Thus, in this work, a systematic thermal
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analysis is performed on a 6-anode 200 GHz multiplier chip. In the analysis,
the transient and steady-state thermal solutions are acquired through 3D FEM
calculations using Ansys Mechanical Thermal Simulator [72]. The top view
of the 200 GHz multiplier chip and the corresponding simulation domains are
illustrated in Fig. 3.5.
Fig. 3.5: Schematic of a frequency doubler chip: (a) top view; (b) simulated 3D
geometry; (c) A-A' cross-section view (Paper [B]).
The heat extraction mechanism considered in this numerical analysis is heat
conduction. Other mechanisms such as radiation and convection, are assumed
to be negligible. In addition, the potential uneven heat ux distribution within
the geometry due to high frequency current crowding eects are not taken into
consideration. Thus, the eective heat path is equivalent to the physical geom-
etry of the chip.
Since the objective of this work is to optimise the diode operation at room
temperature, the temperature of interest is limited within a range of 300 K to
500 K . Other temperature ranges can be analysed using this approach, pro-
vided the material thermal properties are available for the specic temperature
range. The transient and steady-state temperature prole of the chip is solved
using (2.18) and (2.19), respectively.
Within the temperature range of interest, the temperature-dependency of
the specic thermal capacity for GaAs is weak, i.e. from 327 mJ=g K at 300 K
to 343 mJ=g K at 500 K [73]. On the other hand, the thermal conductivities
for GaAs, GaN and Si exhibit a stronger temperature dependencies, as stated
in the (2.20), (3.7) and (3.8) [40], respectively:
GaN (T ) = 157 (300
T
)1:9 [
W
mK
]; (3.7)
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for 120 K < T < 320 K.
Si(T ) = 160 (300
T
)1:5 [
W
mK
] (3.8)
for 30 K < T < 800 K.
Hot spots and thermal constraints in the multiplier chip are identied and
the power capability of the current multiplier chip is studied. Several possible
approaches to improve the chip thermal management, such as attaching heat
spreading and changing chip geometries, have been investigated. In addition
to the conventional GaAs material, thermal performance of a multiplier based
on GaN diodes and silicon substrate have also been investigated for the same
circuit topology. The simulated result has been veried through experimental
measurement, using a QFI infrared microscope (InfrasScopeTM ) [74].
Details of the simulation and measurement setup are provided in Paper [B].
3.3 Self-consistent electro-thermal model
In order to provide quantitative estimates of the trade-os between thermal
and electrical design, a self-consistent electro-thermal diode model is developed.
For electro-thermal coupling, the instantaneous electrical power, i.e. I(t)V (t),
serves as a heat source for calculating the junction temperature in the thermal
model. The diode junction temperature and the corresponding temperature-
dependent electrical parameters are updated consistently. A schematic of the
electro-thermal coupling is shown in Fig. 3.6.
Fig. 3.6: Schematic of the self-consistent electro-thermal model.
For this study, the electrical model is built based on the full diode model,
with capacitance and resistance, provided in Agilent ADS Symbolically Dened
Device (SDD) [70]. In this diode model, The diode current-voltage characteristic
is modelled as in (2.1). The reverse-biased junction charge and capacitance are
calculated using (2.6) and (2.7). The forward-biased junction capacitance is
modelled as a linear extension of the reverse biased capacitance. This linearly
extended forward-biased capacitance has a slope of reverse junction capacitance
at V =  bi, where  is known as the forward-biased depletion coecient.
3.3. SELF-CONSISTENT ELECTRO-THERMAL MODEL 31
The thermal model is developed using the electrical analogy approach, as
described in Chapter 2.1.5. For the multi-anode multiplier chip, the diode junc-
tion temperatures are calculated using a thermal resistance matrix approach,
which is similar to the approach used for the multi-nger transistor thermal
analysis [75]. In addition, the temperature-dependent material thermal conduc-
tivity is taken into consideration, by using linear temperature approximation of
thermal resistance [75,76]. The thermal resistance matrix is extracted from 3D
FEM thermal simulations.
Details of the model formulation are described in Paper [C].
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Chapter 4
Results and discussions
This chapter discusses the results of the THz planar diode optimisation using
the models and analysis methods presented in Chapter 3.
4.1 Diode surface-channel geometry optimisa-
tion
In order to optimise the diode performance, the diode parasitics have to be
minimised. Thus, inuences of the diode geometry on the parasitic resistance
and reactance are investigated.
4.1.1 Eect of current crowding phenomena on power loss
By using the high frequency power loss model described in Chapter 3.1.1, the
frequency-dependent losses in the ohmic-contact buer mesa are investigated.
In this analysis, the parasitic spreading resistance in the ohmic-contact buer
mesa is studied as a function of the buer-layer thickness, bz, and shapes of the
mesa isolation wall. The analysed geometry parameters are listed in Table 4.1
and the shapes of mesa isolation wall are illustrated in Fig. 4.1.
Table 4.1: List of the analysed diode geometry.
Geometry parameter Symbol Variation
Buer-layer thickness bz 0:5; 1; 2; 4 & 6 m
Shape of mesa isolation wall slanted, straight
Fig. 4.2 shows the extracted spreading resistance for diodes with slanted
mesa wall. The analysis shows that the diode spreading resistance increases
dramatically above DC resistance values as the operating frequency increases.
In conventional diode resistance model, the only frequency-dependent loss
mechanism considered in the ohmic contact mesa is the skin eect. However,
the extracted spreading resistances do not exhibit a square-root frequency de-
pendency. According to the classical skin depth calculation, the skin depth for
a highly doped buer-layer is approximately 1:8 m at 600 GHz. For a typical
buer-layer thickness of 0:5 to 2 m, the physical thickness of the buer-layer
33
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Fig. 4.1: Shape of the mesa isolation wall: (a) Slanted; (b) Straight.
Fig. 4.2: Extracted eective spreading resistance as a function of frequency for slanted
mesa wall diodes.
is less than or approximately one skin depth up to a frequency of 600 GHz. In
this case, the skin eect is not the dominating loss mechanism.
By further analysing the EM eld within and surrounding the buer mesa,
it is found that the high frequency losses are attributed to eddy current and
current crowding eect. The time-varying electrical current in the air-bridge
nger induces a time-varying magnetic eld within and surrounding the air-
bridge nger. The generated magnetic eld is then coupled to the buer mesa,
which is located in a close proximity to the air-bridge nger. As a consequence,
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eddy current is generated within the buer mesa. The generation of eddy current
can be explained by Faraday's Law, as stated in (4.1):
5 !E =  @
 !
B
@t
(4.1)
where
 !
B is the magnetic ux density.
Due to the close proximity between the air-bridge nger and the buer mesa,
the eddy current, skin and proximity eect are the important loss mechanisms
within the buer mesa. The eective spreading resistance is then formulated
as (2.35). In this equation, the rst term refers to the DC resistance. The
second and third terms are related to losses due to eddy current and a mixture
of skin- and proximity- eects, respectively. Fig. 4.3 shows a comparison of the
spreading resistance at DC and a frequency of 600 GHz as a function of the
buer-layer thickness.
Fig. 4.3: A comparison of the spreading resistance as a function of buer-layer thick-
ness for both slanted and straight mesa wall diodes.
The analysis reveals advantages of the straight mesa wall diodes compared
to the slanted mesa wall diodes. For the ohmic contact mesa optimisation, the
lower boundary of the buer-layer thickness is limited by the DC resistance.
Meanwhile, the upper limit of a ohmic contact thickness is approximately one-
skin depth at the operating frequency.
Details of the result and discussion are presented in Paper [A].
4.1.2 Eect of parasitic reactance on power coupling
The objective of this analysis is to study the inuences of the diode surface-
channel geometry on the diode parasitic capacitance and inductance. Fig. 4.4
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illustrates the surface channel parameters analysed using the model presented in
Chapter 3.1.2. The geometry parameters analysed in this work are summarised
in Table 4.2.
Fig. 4.4: Planar diode surface channel parameters: (a) cross-section view; (b) top
view.
Table 4.2: List of the surface channel geometry parameter variation.
Geometry parameter Symbol Variation
Length dpp 8   20 a; 40 m
Depth bz 2; 4 m
z 0:5   3:5 b m
Shape of the contact mesa pads rectangular, tapered
a interval of 2 m.
b interval of 0:5 m.
Fig. 4.5 shows the result of parameter extraction for both rectangular and
tapered pads. In general, a lower pad-to-pad capacitance could be achieved with
the tapered pads for a similar distance, especially for short distances. This is
due to a reduction of the fringing eld at the side of both mesas.
A reduction of the parasitic capacitance is possible to achieve by etching
deeper into the supporting substrate during mesa isolation, i.e. creating a
deeper surface channel. Meanwhile, increasing the depth of a surface chan-
nel by increasing the buer-layer thickness is not favourable, since it increases
the parasitic capacitance. In addition, a thicker buer-layer increases the high
frequency losses due to current crowding (see Section 4.1.1).
Referring to Fig. 4.5, the parasitic capacitance can also be reduced by in-
creasing the distance between the pads. However, the nger inductance increases
linearly as a function of the pad-to-pad distance. In order to investigate the ef-
fect of parasitics on the power coupling capability to the diode junction, the
diode resonance frequencies are analysed.
Referring to the diode equivalent circuit in Fig. 3.4, the diode input impedance
can be formulated as (3.4). By using (3.2) and (3.3), the diode resonance fre-
quencies can be calculated analytically, by nding the roots of the nominator
and denominator of (3.4), as a function of the pad-to-pad distance. In this
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Fig. 4.5: (a)The parasitic capacitance, Cpp, and inductance, Lf as a function of the
surface channel length, dpp for both rectangular and tapered pads (Markers: extracted
data; dashed-lines: tted-curve).
analysis, a nger-to-pad capacitance of 0:5 fF is extracted from the EM simu-
lation. The optimum mixer diode intrinsic resistance, Rdiode, and average diode
capacitance, Cdiode, are approximated to be 100 Ω and 4 fF , respectively [58].
Fig. 4.6 shows a contour plot of the diode resonance frequencies. For a
pad-to-pad distance longer than 5 m, both the series and parallel resonance
frequencies decrease as the distance is increased. This indicates that the nger
inductance plays a more signicant role in dening the diode resonance fre-
quencies. For a pad-to-pad distance of less than 5 m, the parasitic capacitance
starts to dominate the diode resonance behaviour. Thus, a further decrease in
the distance results in a decrease of the diode parallel resonance frequency.
Generally, an optimum design of the diode can be achieved by tapering the
pads and thin buer-layer, provided the spreading resistance at DC is accept-
able. The optimisation of the pad-to-pad distance includes a consideration of
the trade-o between the pad-to-pad capacitance and the nger inductance. It
is important to optimise the diode geometry which enables the diode to operate
within a frequency range much lower than the resonance frequencies.
4.2 Multiplier chip thermal optimisation
The 6-anode multiplier chip is designed in a way so that the chip is secured in
the waveguide channel by clamping the beam leads between the two waveguide
split blocks. In this system, the waveguide acts as the heat sink. The excessive
heat in the chip is dissipated laterally towards the heat sink via the beam leads.
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Fig. 4.6: A contour plot of the series and parallel resonance frequencies (THz) as a
function of etch depths and pad-to-pad distance for a tapered pad with 2 m thick
buer-layer.
Fig. 4.7 shows an example of the temperature distribution within the chip
and the anode junction temperatures. It is observed that the hot spots are at
both the anodes located closest to the centre of the chip. High thermal gradient
occurs in the beam lead region, which bridges the multiplier chip to the waveg-
uide. In addition, the temperature prole also indicates thermal constraints at
the regions close to the anode contacts. The relatively high thermal resistances
in these regions are due to the small diode mesa areas and narrow air-bridge
ngers.
Electrical optimisation for high frequency operation favours a thinner chip
substrate, where the dielectric loss is reduced. However, this deteriorates the
chip thermal management. Due to the lateral heat ow, a thinner support-
ing substrate reduces the eective heat ow cross-section area. Furthermore,
the temperature-dependent thermal conductivity of the GaAs further degrades
the chip thermal capability. Thus, the electrical performance is limited by the
thermal capability of the chip for high power applications.
Attaching a heat spreader, e.g. CVD diamond, under a thin substrate has
been investigated and demonstrated as a solution for multipliers with thin sub-
strate [77]. However, the advantage of the high thermally conductive CVD
diamond is not fully exploited due to the high thermal resistance of the bonding
agent, which is used to attach the heat spreader. At present, technology for the
deposition of a CVD diamond layer on the substrate is available commercially.
This provides another potential solution for future high power multiplier design.
Without the thermal limitation from the bonding agent, the analysis shows that
the temperature rise is approximately 100 K lower than that using a bonding
agent and 50 K lower than that of a thick substrate (at a power dissipation of
30 mW per anode).
As mentioned previously, one of the thermal limitations of the multiplier chip
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Fig. 4.7: (a) Top view of the temperature distribution throughout a multiplier chip
with 50 m thick substrate; (b) Physical location of the path S for the tempera-
ture prole plot; (c) Temperature prole along the substrate (Markers indicating the
temperature at the anode junctions).
is the relatively poor thermal conductivity of GaAs. Thus, instead of attaching
a heat spreader, another optimisation approach is to change to another mate-
rial system for the diode and substrate. One of the potential materials under
consideration is the GaN-based diode on a Si supporting substrate. Thermal
analysis show that the GaN diode on silicon substrate multiplier is capable of
sustaining higher power level, since both materials possess three to four times
better thermal conductivity compared to GaAs. In view of the dierence in the
electrical properties of GaN and GaAs, e.g. the electron mobility, the multiplier
performance may not be as ecient at lower power. However, beyond a certain
input power level, it is possible that the output power of the GaN-based mul-
tiplier chips surpasses those of GaAs-based multipliers due to GaAs inherent
thermal limitation.
Fig. 4.8 shows a comparison of the temperature prole between a GaAs with
CVD diamond and a GaN multiplier chip. For a thin substrate, the result shows
that the temperature gradient at the anode junction area is less signicant in the
GaN multiplier compared to the GaAs multiplier. This is due to a better thermal
conductivity of the GaN material. However, the conduction heat bottle neck
in the GaN material is more pronounced at the beam lead, which is thermally
connecting the chip and the waveguide.
At the region close to the anode junction, the transient thermal behaviour
shows several thermal time constants, th. This is due to the distributed ther-
mal mass and the thermal coupling between adjacent anodes. Nevertheless, the
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Fig. 4.8: A comparison of the temperature prole for a GaN diode on silicon substrate
multiplier and a GaAs multiplier on a 10 m thick CVD diamond (Markers show the
corresponding temperature at the anode junctions).
nal thermal settling time is more than 10 ms. Considering the electrical RF
operation cycle which is tens of femto seconds or less, the transient thermal be-
haviour is considered not important for the multiplier operation. However, the
thermal transient behaviour is important for applications with time-constants
comparable to or lower than the thermal time constant. From a diode DC
characterisation perspective, this analysis provides an estimate of the IV pulse
settings required for the diode current-voltage characterisation without the in-
uence of heating.
For both steady state and transient analyses, the simulation results are ver-
ied using the infrared microscope. The measurement is performed on a chip
mounted on a half waveguide split block, heated up to a temperature of 80 C.
In these measurements, the DC equivalent power is deposited by forward biasing
the diodes. Thus, the measurement can only be performed at a relatively low
power level.
Details on the result and discussion are presented in Paper [B].
4.3 Eect of excess heat on multiplier perfor-
mance
Two multiplier chips with dierent substrate thickness are evaluated using the
electro-thermal model and the results are compared to the measured eciency.
The multiplier chips evaluated are based on the `substrateless' and the mem-
brane technology developed by JPL. The supporting substrate beneath the diode
is 50 m and 5 m thick for the substrateless and membrane multiplier, respec-
tively.
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The simulation shows that the thermal resistance at the hot spot is ap-
proximately two times higher for the membrane multiplier compared to the
substrateless multiplier. An example of the temperature distribution plot for
both chips are shown in Fig. 4.9.
Fig. 4.9: A comparison of the temperature distribution in the multiplier chips at a
dissipation power of 10 mW per anode: (a) substrateless; (b) membrane.
Benchmarking the simulation result by comparing the simulation result with
and without a thermal model, the electrical performance for the membrane mul-
tiplier is expected to be better than the substrateless multiplier in the absence
of thermal eect. However, due to a higher thermal resistance in the membrane
multiplier, the multiplier performance is degraded. The peak conversion e-
ciency for the membrane multiplier is 23 % at a RF input power of 90 mW ,
compared to 24 % at a RF input power 120 mW for the substrateless multiplier.
In addition to the thermal eect, the multiplier eciency is also limited by the
current saturation phenomena. The current saturation level of the multiplier can
be estimated using (2.28). As in a conventional electrical simulation (without
the electro-thermal simulation), the electro-thermal model is also capable of
providing the current-voltage information, which is useful to verify if the current
saturation limit is reached. Thus, the multiplier eciency degradation factors,
either due to the current saturation or thermal eects, can be identied from
the circuit simulation using the developed model.
In view of this, the developed model is useful for providing a rst estimation
of the trade-os between the electrical and thermal design of the chip, either in
varying the chip geometry, or exploring other materials. In addition, the tem-
perature information is accessible via simulation, providing essential information
for device reliablity studies.
Details on the result and discussion are presented in Paper [C].
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Chapter 5
Conclusions and future
work
The main objective of this research work is to study and understand the planar
Schottky diode operation in the THz regime. The work presented in this thesis
includes the investigation of the high frequency power loss and power coupling
phenomena, as well as thermal eects on diode performance.
Regarding diode operation at THz frequencies, the diode parasitics have a
signicant impact on the diode performance due to the electromagnetic coupling.
Conversion of the electromagnetic energy into heat results in power loss, which
is known as the ohmic loss. High frequency loss analysis performed in this work
shows that the strong frequency dependent series resistance is attributed to
the onset of eddy current, skin and proximity eects (Paper [A]). From a high
frequency perspective, it is benecial that the volume of the semiconductors in
close proximity to the metal conductors is minimised, e.g. minimising the highly-
doped buer material underneath of the air-bridge nger. In addition, the eddy
current generation, skin and proximity eects have to be taken into account
in optimising the distance between the metal conductors and semiconductor
material.
The power coupling to the diode junction is limited by the geometry-dependent
parasitic capacitance and inductance. In order to maximise the power coupling
capability, it is important to minimise the parasitics. At present, numerical
electromagnetic analysis is a common method used to analyse the parasitics as
a function of diode geometry. However, experimental high frequency diode char-
acterisation is also essential in evaluating the geometry-dependent parasitics.
Due to the inherently complex electromagnetic coupling within the planar
diode structure, the diode characterisation work has to be divided into sev-
eral sub-modules. This includes evaluating the planar structure parasitics on
dummy diodes, i.e. diodes without air-bridge nger or diodes without anode
contacts, at dierent frequency bands. Today, submillimetre wave characteri-
sation methods are being actively developed by several key players in the THz
eld. This includes the development of waveguide embedded membrane cir-
cuit characterisation method in the WR-3 frequency band (220  325 GHz) at
Chalmers University of Technology (see Paper [b,c]). Therefore, further work
in this research area includes the high frequency characterisation of Schottky
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diodes, especially at the application driven frequency band of interest.
For high power applications, the thermal capabilities of current multiplier
design are limited by the relatively poor GaAs thermal properties and the re-
stricted heat conduction path to the heat sink. Several thermal optimisation
solutions are explored and analysed in this work. These solutions includes at-
taching a heat spreader under the chip, improving the heat spreading at the
regions of thermal constraint and designing high power multiplier based on ma-
terial with better thermal conductivity (Paper [B]).
Albeit by having the thermal optimisation options available, a quantitative
estimation of the eect that the thermal solution has on the electrical perfor-
mance is not straightforward. Thus, a self-consistent electro-thermal model
is developed, where the trade-os between the electrical and thermal design
can be evaluated. This model serves as an important tool in optimsing the
multiplier design, aimed at for instance increasing the multiplier output power
(Paper [C]). Moreover, this model can also be implemented to investigate the
mixer chip thermal behaviour, as well as a tool for device reliability studies.
In short, a better understanding of the diode operation at submillimetre
wave is acquired through the research work presented in this thesis. With this,
further optimisation of diode performance, e.g. pushing limits of the diode
conversion loss and output power, in the submillimetre wave region hopefully
be foreseen.
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